Verilog While Loop Error in Synthesis

verilog loop parameter synthesis Originally Posted by dcreddy1980 u have declared integer index; Index is not constant and it does know the limit for the index, If you convert the integer index; --> reg [5:0] index some thing like this then the tool will

www.edaboard.com