Verilog - Variable bit range selection - Xilinx User Community Forums

Verilog - Variable bit range selection .... a loop variable) then [j:0] is not legal because it evaluates to a ...

forums.xilinx.com