Verilog Tutorial - ECEn 224

Note that when using dataflow design, assignment statements must be preceded by the assign keyword. When using dataflow statements, be sure that the operands are all the same width. Trying to AND a 1-bit wire with a 4-bit wire will lead to incorrect resul

ece224web.groups.et.byu.net