Verilog : Timing Controls | Verilog Tutorial | Verilog

Verilog : Timing Controls - Timing Controls Delay Control Not synthesizable This specifies the delay time units before a statement is executed during simulation.

www.asicguru.com