Verilog : Timing Controls | Verilog Tutorial | Verilog

Timing Controls Delay Control Not synthesizable This specifies the delay time units before a statement is executed during simulation. A delay time of zero can also be ... Wait Statement Not synthesizable The wait statement makes the simulator wait to exec

www.asicguru.com