Verilog : Timing Controls | Verilog Tutorial | Verilog - AsicGuru.com

Verilog : Timing Controls - Timing Controls Delay Control Not synthesizable This specifies the delay time units before a statement is executed during simulation.

www.google.com.tw