Verilog : Tasks - Tasks Not SynthesizableA task is similar to a function, but unlike a function it has both input and output ...
www.asicguru.com