Verilog Synthesis Tutorial Part-III - Asic-World

Writing simple combinational circuits in Verilog using assign statements is .... statements, there is the chance of getting a latch after synthesis if care is not taken.

www.google.com.tw