Verilog Synthesis Tutorial Part-II - Asic-World

Example of Non-Synthesizable Verilog construct. ... Synthesis tool normally ignores such constructs, and just assumes that there is no #10 in above statement, ...

www.google.com.tw