Verilog Syntax Overview

Verilog Syntax Overview. Very similar to C in style, but use ... “assign”: Left side is always a wire, right side either a wire or reg. Continuous assignment. reg A;.

classes.soe.ucsc.edu