Verilog Sequential Statements

Cause execution of sequential statements to wait. wait() #(< optional_delay) ...

www.csee.umbc.edu