|  | Verilog – Sequential Logic - Electrical & Computer Engineering - WPIJim Duckworth, WPI 4 Sequential Logic – Module 3 Sequential Statements • Verilog – reside in an always statement – if statements (no endif) – case statements ( endcase ) – for, repeat while loop statements – Note: use begin and end to block sequential ... ece.wpi.edu |  |