The procedural timing control is used to determine when statements should be ... The Verilog HDL has two types of timing controls: delay control (Example 1) ...
verilog.renerta.com