Verilog - Parameters

In Verilog HDL, parameters are constants and do not belong to any other data ... The defparam statement can modify parameters only at the time of compilation.

verilog.renerta.com