assignments impact the Verilog event queue. This paper will also detail both good and bad reasons for adding delays to ...
sunburst-design.com