Verilog - Loop Statements

Formal Definition. Loop statements provide a means of modeling blocks of procedural statements.

verilog.renerta.com