Verilog Loop Condition - Stack Overflow

... Verilog HDL Loop Statement error at my_first_counter_enable.v(19): loop with non-constant loop condition must terminate within 250 ... I hope someone can point out my error in my loop and allow me to continue. Thank you! verilog share | improve this e

stackoverflow.com