Verilog If statement - Doulos

It is a fundamental rule of the Verilog HDL that any object that is assigned a ... An if statement may optionally contain an else part, executed if the condition is ...

www.doulos.com