Verilog HDL迴圈語法_百度文庫 - 百度文庫——讓每個人平等地提升自我

While Loop //Illustration 1: Increment count from 0 to 127. Exit at count 128. //Display the count variable. integer count ... reg [15:0] flag; integer i; //integer to keep count reg continue; initial begin flag = 16'b 0010_0000_0000_0000; i = 0; continue

wenku.baidu.com