Verilog HDL online Quick Reference body - Sutherland HDL - Training Workshops on Verilog and SystemV

always and assign attribute begin buf bufif0 bufif1 case casex casez cmos deassign default defparam disable edge else end endattribute endcase endfunction endmodule endprimitive endspecify endtable endtask event for force forever fork function highz0 high

www.sutherland-hdl.com