Verilog HDL Operators

There are five arithmetic operators in Verilog. ... The result of a comparison is either 0 or 1. It is 0 if the comparison is false and 1 is the comparison is true.

www.utdallas.edu