Verilog HDL - IIJ4Uホームページ

カウンタのVerilog-HDL記述 module counter(reset, clk, count_out); input reset; input clk; reg [3:0] count; output [15:0] count_out; wire [15:0] count_out; assign count_out=f_decode(count); function [15:0] f_decode; input [3:0] count; begin case ( count ) 4'b0000

www.pp.iij4u.or.jp