Verilog Formal Syntax Specification

Verilog Formal Syntax Specification The basis for this formal syntax specification was obtained from the home page of Professor Don Thomas, who obtained it from the Verilog Language Reference Manual, Version 2.0, available from Open Verilog International

www.verilog.com