Verilog Example - Lyle School of Engineering - SMU

1 Verilog Example // Description of simple circuit Fig. 3-37 module smpl_circuit (A,B,C,x,y); input A,B,C; output x,y; wire e; and g1(e,A,B); not g2(y,C); or g3(x,e,y); endmodule Some Verilog Syntax • Approximately 100 keywords (lowercase) – Verilog IS ca

lyle.smu.edu