Verilog - Data Types

A reg data type represents a variable in Verilog. ▻ Type ”reg” variable stores ... wand (triand). Type indicates this wire ...

web.engr.oregonstate.edu