Verilog Constructs

Verilog offers several different assignment constructs: continuous, .... better use a case statement with mutually exclusive cases, as described above. Example:

www.cse.psu.edu