 |
Verilog Constructs - The Computer Science and Engineering Department of the Pennsyl
Case Statements Case statements can be used for a variety of logic modules. In contrast to the simulation behavior of a case statement, where the order of the different cases matters (the first matching case is taken), this is normally not the intended fu
www.cse.psu.edu |
 |