 |
Verilog Compiler Directives - Computer Science and Electrical Engineering | Inspiring Innova
|Summary |Design Structures |Sequential Statements |Concurrent Statements |Types and Constants | |Declarations |Delay, Events |Reserved Words |Operators |System Tasks |Compiler Directives | Verilog Compiler Directives Compiler directives begin with "`" an
www.csee.umbc.edu |
 |