Verilog: Can you put "assign" statements within always@ or begin ...

Is this allowed? input w; input [8:0]y; output reg [8:0]x; ... You can, it's called a " Procedural Continuous ...

stackoverflow.com