Verilog: Can you put "assign" statements within always@ or begin/end statements? - Stack Overflow

Assign is a continuous assignment statement which is used with wires in Verilog. assign statements don't ...

stackoverflow.com