Verilog: Break an always block - Electrical Engineering Stack ...

29 Nov 2012 ... Can I "break" an always blocks in Verilog? I would like to rewrite always @( posedge clk_i or posedge ...

electronics.stackexchange.com