9 Feb 2014 ... This page contains Verilog tutorial, Verilog Syntax, Verilog Quick Reference, ... syntax : assign (strength, strength) #(delay) net = expression;.
www.asic-world.com