Verilog Behavioral Modeling Part-II - WELCOME TO WORLD OF ASIC

The Verilog case statement does an identity comparison (like the === operator); one can use the case ...

www.asic-world.com