Verilog : Behavioral Modeling | Verilog Tutorial | Verilog

case The case statement allows a multipath branch based on comparing the expression with a list of case choices. Statements in the default block executes when none of the case choice comparisons are true (similar to the else block in the if ... else if ..

www.asicguru.com