Verilog-2001 Behavioral and Synthesis Enhancements ...

intended to simplify behavioral modeling and to improve synthesis accuracy and ..... Inspired by the VHDL generate statement, the Verilog generate statement ...

www.sunburst-design.com