Verilog 2 - Design Examples - Computer Science and Engineering |

February 9, 2009 L03-3 Courtesy of Arvind http:// csg.csail.mit.edu/6.375/ Writing synthesizable Verilog: Combinational logic Use continuous assignments (assign) assign C_in = B_out + 1; Use always@(*) blocks with blocking assignments (=) always @(*)

cseweb.ucsd.edu