Verific Design Automation -- Verilog/SystemVerilog/VHDL front ends (parsers/analyzers/elaborators)

SystemVerilog IEEE 1800-2005 / 2009 / 2012 parser, analyzer, and elaborators VHDL IEEE 1076-1993 / 2002 / 2008 parser, analyzer, and elaborators Verilog IEEE 1364-1995 / 2001 / 2005 pre-processor, parser, analyzer, and elaborators Full mixed ...

www.verific.com