VHDL convert to verilog - Stack Overflow

I would like to convert the following VHDL code into Verilog. But I ran ... There's a parser-translator for VHDL -> Verilog here. Might give that a try ...

stackoverflow.com