VHDL coding tips and tricks: A synthesizable delay generator ...

4 Mar 2010 ... A synthesizable delay generator instead of 'wait for' statement .... You can use the basic idea here to write a similar code in verilog. Reply ...

www.google.com.tw