VHDL coding tips and tricks: A synthesizable delay generator instead of 'wait for' statement

There are many situations in which you may need to activate a process after a certain delay or at fixed time intervals.If you want to do simulation alone for your design then you can simply use "wait for" statement to call a delay routine.But this keyword

vhdlguru.blogspot.com