經安全檢測,此網站為安全網站,請放心前往原始網址!

VHDL code - HDL Coder - MATLAB & Simulink

Generate target-independent Verilog and VHDL code for FPGA prototyping or FPGA and ASIC implementation ... HDL Coder generates portable, synthesizable Verilog ® and VHDL ® code from MATLAB ® functions, Simulink ® models, and Stateflow ® charts.

www.mathworks.com

網址安全性掃描由 google 提供