VERILOG :if-else generate statement - Forum for Electronics

Hi, The purpose of generate statement is used to provide a far more powerful capability to create multiple instances of an object. But, For below case, ... hi, if the case 1 is correct, what is the advantage of using generate statement if compare to the g

www.edaboard.com