VERILOG: Synthesis - Combinational Logic

Specify the output of a combinational behavior for all possible cases of its inputs. ... Synthesis tools further optimize a gate netlist specified in terms of Verilog ...

cs.haifa.ac.il