VERILOG: How can I assign unpacked arrays?

Hello, I have a small problem with Verilog. When I want to assign a unpacked wire array to a input array ...

www.edaboard.com