VERILOG FAQ TECHNICAL - WELCOME TO WORLD OF ASIC

How do I write a state machine in Verilog ? Please refer to tidbits section for "writing FSM in Verilog". How do I avoid Latch in Verilog ? Latches are always bad (I don't like that statement); latches are caused when all the possible cases of assignment

www.asic-world.com