Using VHDL Code Generator - Icarus Verilog

Supported Constructs Edit Modules Edit A Verilog module produces a VHDL entity/architecture pair with the same input and output ports. Any modules instantiated within the module produce both a VHDL component instantiation statement and a component ...

iverilog.wikia.com