Understanding Pipelined ADCs - Tutorial - Maxim

In this schematic, the analog input, VIN, is first sampled and held steady by a sample-and-hold (S&H), while the flash ADC in stage one quantizes it to three bits.

www.maximintegrated.com