Timing Diagrams for UniPHY IP, External Memory Interface ... - Altera

2013年12月16日 - The following topics contain timing diagrams for UniPHY-based external memory interface IP for .... Figure 12-5: Half-Rate DDR3 SDRAM Read.

www.altera.com