Timing Diagrams for UniPHY IP, External Memory Interface ... - Altera

16 Dec 2013 ... The following topics contain timing diagrams for .... Figure 12-5: Half-Rate DDR3 SDRAM Read afi_clk.

www.altera.com