Technology and Management: Declaring 2D Array I/O Ports in Verilog

2D arrays in verilog can be declared as :-wire/reg [column_limit : 0] [0 : row_limit] ; Eg: ... Using ...

chandujjwal.blogspot.com